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Quantum computing is on the verge of a transition from fundamental research to practical applications. Yet, to
make the step to large-scale quantum computation, an extensible qubit system has to be developed. In classical
semiconductor technology, this was made possible by the invention of the integrated circuit, which allowed to
interconnect large numbers of components without having to solder to each and every one of them. Similarly,
we expect that the scaling of interconnections and control lines with the number of qubits will be a central
bottleneck in creating large-scale quantum technology. Here, we define the quantum Rent’s exponent p to
quantify the progress in overcoming this challenge at different levels throughout the quantum computing stack.
We further discuss the concept of quantum extensibility as an indicator of a platform’s potential to reach the large
quantum volume needed for universal quantum computing and review extensibility limits faced by different
qubit implementations on the way towards truly large-scale qubit systems.
I. THE TYRANNY OF NUMBERS
One of the most significant advances in the field of quantum
computation has been the invention of quantum error correc-
tion (QEC) [1–3]. While quantum bits (qubits) are delicate
systems, these algorithms can enable fault-tolerant quantum
computation with sophisticated correction codes tolerating er-
ror rates of up to 1% [2]. Similar values are already achieved
or within reach for experimentally observed qubit infidelities
across a range of different platforms [4–11]. However, a trade-
off between the tolerated error rates and the number of qubits
has to be made. Quantum error correction can lead to an over-
head between 103 and 104 physical qubits per logical qubit
[2, 12], such that millions or even billions of physical qubits
will be required for practical applications. To host and con-
trol this daunting number of qubits, formidable requirements
have to be met by different elements of the system, including
interconnects, control electronics and quantum software. It is
therefore essential to develop an extensible approach to the
hardware and software throughout the full quantum comput-
ing stack.
Today, experimental qubit systems make use of one, or even
a few, control terminals T per internal component g, here the
physical qubit [4–11]. This fixed ratio T/g that implies an
explosion of the number of terminals with increasing number
of components is reminiscent of the late 1950s, where engi-
neers were working with electrical systems containing many
component, each requiring soldering to numerous others. Ian
Ross, president of Bell labs, stated: ‘As you built more and
more complicated devices, like switching systems, like com-
puters, you got into millions of devices and millions of inter-
connections. So what should you do?’ [13]. Jack Morton,
vice president of device development at Bell Labs, referred to
this situation as ‘the tyranny of numbers’ [14]. He believed
a solution would be to search for devices that could perform
multiple tasks, such that the total number of components could
be reduced. The real breakthrough was made, among oth-
ers, by Jack Kilby of Texas Instruments, and Robert Noyce of
Fairchild Semiconductor, who improved the Integrated Circuit
(IC) to an industrial level. Integrated circuits circumvented the
tyranny of numbers and were faster, better, and cheaper.
II. RENT’S RULE
An interesting trend between the number of T and g on an
IC was observed in the 1960s by E.F Rent, IBM [15]. Land-
man and Russo described the correlation using the empirical
formula
T = tgp ,
which they called Rent’s rule [16], and which was later for-
mally justified [17]. Intuitively, t refers to the number of con-
nections required for each internal component g. The Rent
exponent p accounts for the level of optimization, such that
with no optimization p = 1, while, for example, the X86 se-
ries of Intel microprocessors have p = 0.36 [18]. Guided by
the history of classical ICs, we envision that quantum systems,
will experience a similar down-scaling in p due to similar mo-
tivations.
To exemplify the corresponding situation in few qubit ex-
periments, a typical measurement setup for quantum dot spin
qubits is shown schematically in the left part of Fig. 1. Here,
the qubits are controlled by lithographically defined gates and
a microwave delivery antenna which fan out to bond pads that
are wire-bonded to a chip carrier. Then, the lines are filtered
and are wired through the different stages of the dilution re-
frigerator that keeps the device at its milliKelvin operating
temperature. Each line is then individually connected to the
outputs of low noise digital analogue converters (DAC) and
arbitrary waveform generators (AWG) that are used to control
the electronic potential landscape. Adding another qubit to the
present device would require an additional two gates and two
bonding wires, as well as two additional AWG and DAC chan-
nels. This linear scaling is described by an exponent p = 1 at
all levels of the experiment, as indicated in the central column
of Fig. 1.
The limitations posed by this scaling law as well as the pos-
sible solutions could be very different at different levels of the
quantum computer stack. We therefore propose to define sev-
eral scaling exponents p. On the lowest level, pg describes the
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FIG. 1. Comparison of the quantum Rent’s component p defined for different layers of a typical few qubit experiment and a possible optimized
integration scheme for a spin qubit processor. The exponent p can be improved by solutions at different layers, such as a crossbar gating layout
(reducing pg), on-chip routing and multiplexing (pio) or cryogenic logic for QEC cycles (pRT ). As an effect of shared control and the reduced
bandwidth per qubit, limitations in the qubit control and the timing of gate sequences will occur as an effect of such optimizations.
number of gates per qubit. Here, typical limitations will be
due to geometric restrictions and the limited number of gate
layers. For example, at least
√
g/2 gate layers are necessary
to directly address g qubits in a 2D array. In close analogy
to Rent’s rule for IC terminals, pIO describes the number of
IO terminals of the chip. Clear limitations are given by the
size of these terminals and the space on the chip and, as with
classical processors, the number of connections will likely be
limited to a few thousand. The third exponent pRT then refers
to the number of wires leaving the cryostat. Here, constraints
will, for example, be posed by the geometry of the dilution
refrigerator and the heat transport trough such wires. As each
of the exponents includes the effect of optimization achieved
on lower-lying levels,
pg ≥ pIO ≥ pRT .
At the current stage, the experimental qubit implementa-
tions across all platforms make use of a direct control of each
qubit, corresponding to pRT = 1. This straight-forward im-
plementation at the few-qubits level provides maximum flex-
ibility and control, such that individual adaptations to inho-
mogeneities are possible. While this concept reduces the de-
mands on the fabrication uniformity, it clearly will not be able
to support the large numbers needed for practical error correc-
tion. Therefore, schemes of shared control lines have to be de-
veloped and implemented at different levels. Several concepts
that have been suggested addressing these issues are summa-
rized in the right part of Fig. 1. As proposed in Refs. 19–22,
two-dimensional arrays and crossbar gating schemes can help
to achieve notable improvements in pg , which can be around
p ∼ 0.5 here. The benefit for overcoming the interconnect
bottleneck is substantial: with p ∼ 0.5, one million qubits
require not of order one million wires (infeasible) but one
thousand wires (feasible). It will be a milestone if such ar-
chitectures can be realized experimentally. As a promising
way to further reduce the number of IO terminals and hence
achieving pIO < pg , cryogenic electronics that can implement
on-chip control circuits are pursued [23, 24]. To increase the
available cooling power to a level compatible with the dis-
sipation in such circuits, an increase in the qubit operating
temperature could be a central step [25, 26]. Furthermore, lo-
cal microelectronics and logic circuits used to control error
correction cycles or other feedback could be implemented to
reduce latencies and trivial communication with room tem-
perature equipment. As a result, pRT < pIO. In Fig. 1 this
is illustrated by the box labeled quantum instruction set archi-
tecture (QISA) or microarchitecture (MA).
It is also worth mentioning that such concepts for enhancing
the scalability of the wiring will have a direct influence on the
way the qubits are operated. While in case of a direct control
the highest possible flexibility is maintained, a reduced num-
ber of control lines will likely result in an overhead. As sug-
gested in the schematic quantum circuit in Fig. 1, algorithms
might have to be restructured since the parallel application of
arbitrary pulses to different qubits will be constrained as a re-
sult of shared gates. In most cases, this will lead to slower
qubit operation giving rise to the question whether this limi-
tation will influence the overall capabilities of a quantum pro-
cessor. Similarly, the operation of error correction schemes
will become more challenging if such a limited control has
to be considered. For the example of the crossbar structure
proposed in Ref. 22, it has been shown that surface code oper-
ation can indeed be implemented to create a logical qubit with
a very low logical error rate even under the limits imposed
by shared control [27]. Another particularity of such schemes
that remains to be investigated is the influence of correlated
3error due to the shared control gates. While creating and con-
necting multiple logical qubits will be a challenging task with
shared control, we are optimistic that the advantages of shared
control schemes for the extensibility of the qubit devices out-
weigh the possible restrictions and that they will play a central
role in the development of large-scale quantum processors.
III. QUANTUM EXTENSIBILITY
We want to broaden the above discussion to a more gen-
eral view on the extensibility of proposed and realized qubit
systems.
III.a. Quantum volume
In an attempt to define a metric that can describe the use-
fulness of a quantum chip by not just the number of qubits but
also considering the quality of their implementation, the quan-
tum volume VQ was introduced by Bishop et al. [28, 29]. This
metric is a function of the number of qubits N and the circuit
depth d of their operations. Here, d is given by the number
of operations that can be performed before, on average, an
error will occur. It describes to what extent the system can
use entanglement and profit from a quantum speed-up [29].
The most straight-forward definition of VQ as the product of
d and N already gives a useful metric, but is mostly meaning-
less when either of the two factors are small. Therefore, the
volume is defined as
VQ = min(N, d)
2 .
In Fig. 2, color plots of the quantum volume as a function ofN
and d are shown using logarithmic axes. We discriminate four
different regimes as given in the legend of Fig. 2. The quan-
tum volume of the experimental qubit implementations today
is still small and below the threshold where classical comput-
ers can still efficiently simulate the quantum system. This is
indicated by a red background color. The yellow background
describes quantum systems that might be too complex to be
fully simulated by classical computers but are not yet power-
ful enough to harness the full potential of quantum comput-
ing. For these, the term quantum supremacy has been coined
[30, 31], which serves as a benchmark in the development of
early stage quantum processors. Where exactly this line is
drawn is still under active discussion [32, 33], and specific
problems that are designed to be hard on classical computers,
but could be solved already by small scale quantum comput-
ers have been proposed [34]. From a different viewpoint, this
class of devices is also referenced as Noisy Intermediate-Scale
Quantum (NISQ) technology [35] and while there might be a
limited range of applications, they are mostly considered an
intermediate step towards more powerful systems. The two
green regions correspond to a quantum volume large enough
to allow for relevant quantum simulations [36, 37] or even
fault-tolerant universal quantum computing. When these re-
gions can be reached, it is widely believed that the impact on
computing and many other disciplines in science will be rev-
olutionary.
In Fig. 2 (a), the quantum volume is shown for the area in
N–d space that is expected to be covered for four fictional
quantum platforms. Furthermore, the initial state as set by
a state-of-the-art system in that platform is shown (AI etc.),
as well as the maximum quantum volume region that can be
achieved (Cmax and Dmax). In the example of platform A, a
rather large number of qubits could be expected to be reached,
while their fidelity faces stricter limits and will limit the de-
velopment of a quantum processor. Platform B, on the other
hand, is already in an initial state of better circuit depth, but
the number of qubits that can be realized in this approach
will restrict the maximum quantum volume. System C will
be able to reach beyond quantum supremacy into the NISQ
era of quantum applications, but it still lacks the ability to
reach a quantum volume large enough for universal quantum
computing. Only system D can be expected to reach the green
regions of large quantum volume should be considered as a
system with real potential for quantum computing.
III.b. Extensibility
Quantum computer architectures are envisioned as layered
control stacks [38, 39], illustrated in Fig. 2 (b). We expect ex-
tensibility limits to occur at all layers of the stack. This ranges
from the most fundamental level of the actual physical imple-
mentation of qubits that suffers from decoherence limiting the
fidelity of qubit operations to more practical limits such as the
classical computing power needed to analyze error syndrome
measurements in quantum error correction. Other examples
include the interconnect bottleneck discussed above, the avail-
able cooling power for low temperature operation, space on a
chip, or timing issues due to delay in control lines. While
these issues are sometimes addressed in a highly speculative
way, for example by referring to future developments in fab-
rication, an honest and preferably quantitative way of giving
extensibility limits would be highly beneficial to the field.
We therefore propose that, in addition to estimating the
maximum quantum volume VQ,max, a system is described by
its extensibility XR with respect to a resource R. In a general-
ization of the quantum version of Rent’s rule, we assume that
the use of most resources can be described by a power law
R(VQ) = RI ·
(
VQ
VQ,I
) 1
XR
, (1)
where VQ,I is the initial quantum volume of the system, RI is
the initial use of the resource R, and XR is the extensibility
of the system with respect to R. In words, the extensibility
of a system describes at what expense its quantum volume
can be increased. As would be expected, a large extensib-
lity means that a larger quantum volume can be achieved with
only a small increase in resources, while for small XR only a
large increase in R will allow to expand VQ. In the extreme
case of exponential scaling of R, we define XR = 0. Ex-
ponential scaling has in our definition thus zero extensibility,
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FIG. 2. (a) Quantum volume of the fictional qubit systems A–D. Initial system states are labeled with subscript I, the maximum quantum
volume state for system C and D is indicated by Cmax and Dmax, respectively. (b) Illustration of the quantum computing stack. Examples for
resources that might limit the systems extensibility at different levels are illustrated in circles. (c) Extensibility graph for system D, showing
the use of four resources as a function of the achievable quantum volume.
consistent with Feynmann’s original view on quantum simu-
lation stating that the number of elements should not explode
with the space-time volume of the physical system [40]. For
direct comparison and the determination of the most relevant
resources, (1) is best written in relation to the resource limit
Rmax of R, such that
R(VQ)
Rmax
= rI ·
(
VQ
VQ,I
) 1
XR
,
where we have defined rI = RI/Rmax.
Both the initial use of resources expressed by rI and the
extensibility XR are relevant to quantify the capability of a
system to reach high quantum volumes. This becomes clear
from Fig. 2 (c), where the scaling of four fictional resources
R1, . . . , R4 with VQ is shown. Here, R4 has the highest rI
and is therefore closest to its resource limit at the initial state
of low quantum volume. However, because of the high ex-
tensibility of the system with respect to R4 (XR4  1), this
resource will not enforce a relevant limit to the development
of the quantum volume. For quantum dot qubits, a similar
behavior could be assumed for the effort going into the fabri-
cation of the gate structures. While this effort is already quite
high initially (high rI ), it is likely that once optimized the fab-
rication can rather easily be expanded to the creation of large
numbers of qubits (high X). In contrast, a resource with low
rI can still limit the system’s development if the correspond-
ing extensibility is low. This is the case for R2 in Fig. 2 (c),
which is far from its limit at the initial state, but grows quickly
as the system is extended to larger VQ. It is therefore the first
to reach the resource limit and will dictate the maximum quan-
tum volume that can be realized. For the resource R3, on the
other hand, rI is so small that R3 is always far from limit-
ing the development, even though XR3 is similar to XR2. An
example for such a resource could be the area on a semicon-
ductor chip occupied by quantum dot qubits. In Fig. 2 (c), the
resource that is most strongly limited at any point in the de-
velopment is emphasized by a thick black line. The slope of
this line in the double logarithmic plot defines a local extensi-
bility which could possibly be used to classify the short-term
development of a system. The overall extensibility X of the
platform, however, is best described by the extensibility with
respect to the critically limiting resource, or X = XR2 for the
system described by Fig. 2 (c).
For most resources,Rmax and hence the relative initial state
rI are not sharply defined or can at least be bent with some
effort. Therefore, the extensibility at this maximum quantum
volume can give a valuable insight whether a system will be
able to profit from such optimizations. This becomes clear,
5when (1) is solved for VQ,max such that
VQ,max =
(
Rmax
RI
)XR
VQ,I , (2)
whereR refers to the critically limiting resource. For a system
with low extensibility, changes to Rmax will barely influence
VQ,max, while for a high X , even a small change in Rmax will
translate to a large change in the achievable quantum volume
VQ,max. It is also clear that even small changes of XR will
have a large influence on VQ,max. Therefore, studying and
understanding the extensibility graph of a system already at
an early stage of the development is crucial for judging the
promise of a particular quantum technology.
1. Quantum chip: Qubit platforms
Among the broad range of physical systems that are devel-
oped for quantum computing [41], the current prospects of
reaching a large quantum volume vary significantly. We will
therefore specifically address some of the most prominent ap-
proaches to the implementation of qubits.
The qubit platforms that bears most similarities with tra-
ditional semiconductor technology is that of semiconductor
quantum dot qubits defined in silicon. In fact, the similarity of
classical transistors and quantum dot qubits suggests that the
fabrication of millions of such qubits will be feasible in the
near future. Therefore, the question of the extensibility of the
qubit control and the scaling of interconnects as described by
the quantum version of Rent’s rule are of pressing relevance.
Following early proposals of two-dimensional architectures
[42], implementations of a shared control based on crossbar
designs have been proposed for the related system of donor
atoms [20] and using complementary metaloxidesemiconduc-
tor (CMOS) control elements [21]. However, these layouts
assume fabrication technology that is far out of reach of that
of todays cutting edge semiconductor technologies. In con-
trast, a recent proposal where quantum dots are defined using
shared gates arrange in a cross-bar architecture can be realized
using today’s methods [22]. Still, as of today, only modest
numbers of qubits are operated [43] and challenges in fabri-
cation uniformity and control need to be overcome before a
large-scale quantum chip becomes feasible.
Having seen remarkable improvements in the qubit proper-
ties [44], the platform that will likely be the first to reach the
NISQ era of quantum applications is that of superconducting
qubits. Devices with ∼ 50 qubits can already be fabricated
[45, 46] and concrete steps are taken to achieve the specific
goal of reaching the quantum supremacy threshold [47, 48].
The extensibility beyond the NISQ era is, however, less clear
and the implementation of the large number of qubits that will
be needed for meaningful quantum computation will pose new
challenges. One of these is the physical size of the resonators
(on the order of mm), which limits the number qubits that can
be fabricated on a wafer. Designs that address the extensibil-
ity limit that is posed by the limited number of high frequency
connection to the quantum chip have been proposed. This in-
cludes a design for a surface code unit cell for both quantum
hardware and control signals [49] as well as cavity grids [19].
Trapped atomic ions are arguably still the most advanced
qubit platform today [50, 51], but do face serious challenges
in their extensibility. In contrast to the other two systems
discussed above, they cannot directly be implemented using
semiconductor fabrication technology, which could be argued
to be the only technology that has been proven capable of
the necessary large numbers of components. Therefore, ap-
proaches to implement ion traps on semiconductor chips have
been realized [52] and are considered a possible route for scal-
ing [53–55]. An advantage of the trapped ion approach is that
ions in different traps can be entangled with each other via
room temperature photonic links in the optical domain[54],
allowing a modular approach that relaxes the interconnect bot-
tleneck. For this to be practical entanglement generation rates
have to be increased by order of magnitudes but if this can
be realized, the advantage over monolithic quantum circuits
is that not all control wires have to interface to a single sub-
strate. Given that optical links allow well-separated modules,
even a Rent’s exponent pg = pIO = 1 may be acceptable, al-
though higher in the stack economic considerations may still
enforce p substantially below 1. The higher operation tem-
perature of ions, which can operate at room temperature and
are typically only cooled by liquid nitrogen [55] relaxes other
architecture restrictions faced by quantum dot qubits and in
particular by superconducting qubits. Nevertheless, the phys-
ical size (amounting to about 100 × 100 m2 for 2 × 109 ions
[55]) could make such implementations impractical. Many of
the same considerations apply to qubits represented by spins
bound to color centers in solids, such as nitrogen-vacancy cen-
ters in diamond [56–60].
As a final example, there have been proposals for creat-
ing quantum circuits based on topological qubits [61]. These
could, when they can be realized in the future, profit from
certain protected states [62]. Depending on the details of the
implementation, the number of physical qubits could poten-
tially be reduced compared to QEC concepts in other systems.
This may relax requirements on the number of physical qubits,
such that a lower extensibility limiting the fabrication of phys-
ical qubits in this platform may still allow for practical quan-
tum computation.
2. Higher levels
A central advantage of a systems view of a quantum com-
puter is that higher levels can, to a certain extent, be developed
independently of the physical qubit implementation [38, 39].
This way, extensibility limits that occur here can already be
addressed and specific solutions will likely be beneficial for
most platforms. To avoid exploding numbers of off-chip con-
nections, some parts of the control electronics can possibly
be integrated with the qubit device. Even the minimum logic
signals needed to apply the necessary gates for quantum er-
ror correction quickly lead to a bandwidth that will be chal-
lenging to realize [38], meaning that a basic part of the QEC
logic would have to be integrated on-chip. Here, spatial and
6thermal budgets will play a central role. Other clear resource
limits are given by the availability of the classical computing
power and memory needed to process error syndrome mea-
surements. Also, the resources for technically more difficult
operations such as microwave control and other fast pulses
put constraints on a scalable classical control. The parallel
and routed application of electrical signals is therefore neces-
sary and dictates the way quantum gates can be applied to the
qubits [63–65].
In addition to such limitations that occur at higher levels of
the stack, the efficiency of the QEC is directly related to the
extensibility that is achieved at lower levels, such as the quan-
tum chip. There, the use of resources is mostly connected to
the number and fidelity of physical qubits. A platform that
is capable of a particularly efficient form of QEC can there-
fore benefit from relaxed restrictions and advances made to
these codes will be directly reflected in a higher extensiblity
at the lower levels of the stack. Furthermore, in many cases
trade-offs between different resources will have to be made.
One example is the concept of shared control discussed above.
While the implementation of shared control can significantly
improve the extensibility of quantum dot qubits with respect
to the number of interconnects and chip terminals, this comes
with restrictions to the parallel operation of qubits, which di-
rectly influences resources such as the number of operations
within the qubit coherence time.
IV. DISCUSSION
Feynman argued in his seminal work simulating physics
with computers: ‘The rule of simulation that I would like to
have is that the number of computer elements required to sim-
ulate a large physical system is only to be proportional to the
space-time volume of the physical system. I don’t want to
have an explosion. That is, if you say I want to explain this
much physics, I can do it exactly and I need a certain-sized
computer. If doubling the volume of space and time means I’ll
need an exponentially larger computer, I consider that against
the rules (I make up the rules, I’m allowed to do that).’ [40]
Here, we have tried to capture this vision by defining Rent
exponents across a quantum accelerator stack and by broaden-
ing the discussion to include all resources needed for a future
quantum computer. The effort required for a platform to reach
a certain computing power can be revealed by quantum exten-
sibility graphs. Where exactly the threshold to useful quantum
computing is reached will depend on the development of effi-
cient quantum algorithms and will therefore remain a subject
of active research. Similarly, whether the quantum volume as
defined above truly reflects the usefulness of a system could
depend on the particular use case. In predictions for running
Shor’s algorithm using quantum error correction on a large
scale quantum computer, typically around N ∼ 5000 logi-
cal qubits are used [2, 66], suggesting VQ ∼ 107 as an order
of magnitude for relevant computation. In any case, it is clear
that the quantum volume VQ will have to grow by many orders
of magnitude to get from the current state to a volume capa-
ble of useful quantum computation. It is therefore likely that
for the critical resources only an extensibility XR > 1 (corre-
sponding to a sublinear scaling) can support such growth.
All platforms will face great challenges in achieving the
high extensibility that will allow the development of large-
scale quantum computation. For quantum dot qubits in sili-
con, these challenges bear many parallels to the development
of classical integrated circuits and the relation of chip termi-
nals to the number of components can hence be expected to
be a central metric for extensibility in this platform. Similar
metrics can likely be found in other platforms and should be
identified to motivate and focus future research. Only if these
critical extensibilities can be optimized and non-zero XR are
achieved for all components in a quantum computer, Feyn-
man’s vision of harnessing the computational power of an ex-
ponentially growing number of quantum states in polynomial
time and space will become a reality.
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